進階搜尋


下載電子全文  
系統識別號 U0026-2508201416564000
論文名稱(中文) 具調適性磁滯控制之高效率降壓轉換器
論文名稱(英文) High Efficiency Buck Converter with Adaptive Hysteresis Control
校院名稱 成功大學
系所名稱(中) 電機工程學系
系所名稱(英) Department of Electrical Engineering
學年度 102
學期 2
出版年 103
研究生(中文) 蔡坤諺
研究生(英文) Kun-Yen Tsai
學號 VE6012038
學位類別 碩士
語文別 中文
論文頁數 71頁
口試委員 指導教授-張簡樂仁
口試委員-蔡建泓
口試委員-邱煌仁
口試委員-吳俊勳
中文關鍵字 動態磁滯  效率  高效能 
英文關鍵字 Hysteresis Control  Improved Performance  High Efficiency 
學科別分類
中文摘要 近年來由於消費性市場對於多媒體可攜式電子產品的應用增加,其輕巧性與功能性是產品的主要需求,這些使用電池為電力來源的產品需要一個高效率且能提供穩定電壓的電源轉換器來提升電池的使用壽命,在本篇論文中提出了一個動態磁滯窗控制電路,其會依據負載條件改變轉換器的切換頻率,此方法不僅能提高輕載時的效率,同時也達成了快速的負載暫態響應。實測透過轉換器功率消耗模型得到最佳切換頻率對於負載的曲線,以類比電路組成的動態磁滯窗控制電路於整合一降壓型轉換器以驗證此方法。
模擬驗證結果顯示,此轉換器操作在負載0.2A到2.6A的範圍,切換頻率操作在350kHz到890kHz的最佳區間內,使輸入電壓為5V,輸出電壓為1.6V的轉換器有著極佳的暫態響應,且最佳轉換效率為96.5%。
英文摘要 In recent years, the increase use of multimedia portable electronic devices requires high functionality and high efficiency in the power management units. This thesis presents an adaptive hysteresis window control to achieve optimal operating frequency of the buck converter based on load conditions. This control method not only improves the efficiency at light loads but also achieves fast load response during transients. In circuit implementation, this thesis first illustrates how to use the load consumption model to obtain the optimal operating frequency curve. The analog type hysteresis window control circuit is integrated to a buck converter to validate this method.
Simulation results show that this converter operates at optimal frequency range of 350 kHz to 890 kHz in the load range of 0.2A to 2.6A. This converter makes 5V to 1.6V voltage conversion with 96.5% optimal conversion efficiency and outstanding transient response
論文目次 摘要 I
Extended Abstract II
致謝 X
目錄 XI
表目錄 XV
圖目錄 XVI
第一章 緒論 1
1.1 研究背景 1
1.2 研究動機 2
1.3 本文大綱 3
第二章 轉換器概論 5
2.1 轉換器架構 5
2.1.1 線性轉換器 5
2.1.2 切換式(電感)轉換器 6
2.1.3 切換式電容轉換器 7
2.2 切換式轉換器簡介 8
2.2.1 重要的切換式轉換器架構 9
2.2.2 脈波調變技術簡介 12
2.2.3 重要的切換式轉換器規格 15
2.3 結語 19
第三章 切換式轉換器功率損失模型 20
3.1 切換功率損失 20
3.2 傳導功率損失 21
3.3 怠滯時間功率損失 22
3.4 靜態功率損失 23
3.5 模擬結果 24
第四章 動態磁滯控制降壓型轉換器設計方法與架構 30
4.1 磁滯控制方法 30
4.1.1 傳統的磁滯控制法 30
4.1.2 動態磁滯控制法系統設計與分析 31
4.2 降壓型轉換器電感電流行為分析 33
4.2.1 連續電流導通模式 33
4.2.2 不連續電流導通模式 35
4.3 電路架構 38
4.3.1 動態磁滯窗大小的計算 39
4.3.2 動態磁滯窗降壓型轉換器動作原理 42
4.3.3 CCM/DCM操作負載相關磁滯窗控制電路 43
4.3.4 動態磁滯窗控制電路 45
4.3.5 零電流偵測電路 46
4.3.6 電流模式選擇電路 48
4.3.7 開關切換訊號產生電路 50
4.3.8 閘極驅動電路 51
4.3.9 電感電流偵測器 52
第五章 模擬與實驗結果 54
5.1 模擬結果 54
5.2 實驗結果 64
5.3 相關研究比較 66
第六章 結論與未來研究方向 68
6.1 結論 68
6.2 未來研究方向 68
參考文獻 69
參考文獻 [1] T. Instruments. Power Management Solutions for Portable Applications. Available at http://www.ti.com/analog/docs/gencontent.tsp?familyId=64&genContentId=2172
[2] W.-R. Liou, M.-L. Yeh, and Y. L. Kuo, "A high efficiency dual-mode buck converter IC for portable applications," Power Electronics, IEEE Transactions on, vol. 23, pp. 667-677,2008.
[3] C.-L. Chen, W.-L. Hsieh, H.-H. Huang, and K.-H. Chen, "Fast mode-switching technique in hrbrid-mode operation," in Circuits and Systems, 2008. MWSCAS 2008. 51st Midwest Symposium on, pp. 9-12,2008.
[4] C.-Y. Hsieh and K.-H. Chen, "Adaptive pole-zero position (APZP) technique of regulated power supply for improving SNR," Power Electronics, IEEE Transactions on, vol. 23, pp. 2949-2963,2008.
[5] H.-W. Huang, C.-Y. Hsieh, K.-H. Chen, and S.-Y. Kuo, "Adaptive frequency control technique for enhancing transient performance of DC-DC converters," in Solid State Circuits Conference, 2007. ESSCIRC 2007. 33rd European, pp. 174-177,2007.
[6] A. Barrado, A. Lázaro, R. Vázquez, V. Salas, and E. Olías, "The fast response double buck DC-DC converter (FRDB): operation and output filter influence," Power Electronics, IEEE Transactions on, vol. 20, pp. 1261-1270,2005.
[7] K. Yao, K. Lee, M. Xu, and F. C. Lee, "Optimal design of the active droop control method for the transient response," in Applied Power Electronics Conference and Exposition, 2003. APEC'03. Eighteenth Annual IEEE, pp. 718-723,2003.
[8] J. Roh, "High-performance error amplifier for fast transient DC-DC converters," Circuits and Systems II: Express Briefs, IEEE Transactions on, vol. 52, pp. 591-595,2005.
[9] H. W. Whittington, B. W. Flynn, and D. E. Macpherson, "Switched Mode Power Supplies: Design And Construction," Power Engineering Journal, vol. 12, pp. 87-87,1998.
[10] S. Abedinpour, I. Deligoz, J. Desai, M. Figiel, and S. Kiaei, "Monolithic supply modulated RF power amplifier and DC-DC power converter IC," in Radio Frequency Integrated Circuits (RFIC) Symposium, 2003 IEEE, pp. 603-606,2003.
[11] H.-H. Ko, "A high efficiency synchronous CMOS switching buck regulator with accurate current sensing technique," NCU MS. Thesis,2007.
[12] G. Rincon-Mora and P. E. Allen, "A low-voltage, low quiescent current, low drop-out regulator," Solid-State Circuits, IEEE Journal of, vol. 33, pp. 36-44,1998.
[13] R. W. Erickson and D. Maksimovic (2001) Fundamentals of power electronics, Springer.
[14] E. Bayer and H. Schmeller, "Charge pump with Active Cycle regulation-closing the gap between linearand skip modes," in Power Electronics Specialists Conference, 2000. PESC 00. 2000 IEEE 31st Annual, pp. 1497-1502 vol.3,2000.
[15] D. Maksimovic and S. Dhar, "Switched-capacitor DC-DC converters for low-power on-chip applications," in Power Electronics Specialists Conference, 1999. PESC 99. 30th Annual IEEE, pp. 54-59,1999.
[16] M.-H. Huang, P.-C. Fan, and K.-H. Chen, "Low-ripple and dual-phase charge pump circuit regulated by switched-capacitor-based bandgap reference," Power Electronics, IEEE Transactions on, vol. 24, pp. 1161-1172,2009.
[17] R. Erickson and D. Maksimovic, "High efficiency DC-DC converters for battery-operated systems with energy management," Worldwide Wireless Communications, Annual Reviews on Telecommunications, pp. 1-10,1995.
[18] B. Sahu and G. A. Rincon-Mora, "A high-efficiency, dual-mode, dynamic, buck-boost power supply IC for portable applications," in VLSI Design, 2005. 18th International Conference on, pp. 858-861,2005.
[19] F.-F. Ma, W.-Z. Chen, and J.-C. Wu, "A monolithic current-mode buck converter with advanced control and protection circuits," Power Electronics, IEEE Transactions on, vol. 22, pp. 1836-1846,2007.
[20] M. Gildersleeve, H. P. Forghani-zadeh, and G. A. Rincón-Mora, "A comprehensive power analysis and a highly efficient, mode-hopping DC-DC converter," in ASIC, 2002. Proceedings. 2002 IEEE Asia-Pacific Conference on, pp. 153-156,2002.
[21] X. Zhou, T. G. Wang, and F. C. Lee, "Optimizing design for low voltage DC-DC converters," in Applied Power Electronics Conference and Exposition, 1997. APEC'97 Conference Proceedings 1997., Twelfth Annual, pp. 612-616,1997.
[22] F. Su, W.-H. Ki, and C.-Y. Tsui, "Ultra fast fixed-frequency hysteretic buck converter with maximum charging current control and adaptive delay compensation for DVS applications," Solid-State Circuits, IEEE Journal of, vol. 43, pp. 815-822,2008.
[23] H.-H. Huang, C.-L. Chen, and K.-H. Chen, "Adaptive window control (AWC) technique for hysteresis DC–DC buck converters with improved light and heavy load performance," Power Electronics, IEEE Transactions on, vol. 24, pp. 1607-1617,2009.
[24] C. F. Lee and P. K. Mok, "A monolithic current-mode CMOS DC-DC converter with on-chip current-sensing technique," Solid-State Circuits, IEEE Journal of, vol. 39, pp. 3-14,2004.
[25] J. Xiao, A. V. Peterchev, J. Zhang, and S. R. Sanders, "A 4-μA quiescent-current dual-mode digitally controlled buck converter IC for cellular phone applications," Solid-State Circuits, IEEE Journal of, vol. 39, pp. 2342-2348,2004.

論文全文使用權限
  • 同意授權校內瀏覽/列印電子全文服務,於2019-08-28起公開。
  • 同意授權校外瀏覽/列印電子全文服務,於2019-08-28起公開。


  • 如您有疑問,請聯絡圖書館
    聯絡電話:(06)2757575#65773
    聯絡E-mail:etds@email.ncku.edu.tw